Categories
Home » Training » FPGA & SOM » QUARTUSII Advanced Timing Analysis

QUARTUSII Advanced Timing Analysis

QUARTUSII Advanced Timing Analysis
QUARTUSII Advanced Timing Analysis
Brand: Geb Enterprise
Product Code: VEC125
Availability: In Stock
Price: 960.00€
Qty:     - OR -   Add to Wish List
Add to Compare

VEC125: QUARTUSII Advanced Timing Analysis

Using the Quartus® II software  and building upon your basic understanding of creating Synopsys Design Constraint (SDC) timing constraints, this class will guide you towards understanding, in more depth, timing exceptions. You will learn how to apply timing constraints to more advanced interfaces such as source synchronous single-data rate (SDR), double-data rate (DDR) and LVDS, as well as clock and data feedback systems. You will discover how to write timing constraints directly into an SDC file rather than using the GUI and then enhance the constraint file using TCL constructs. You will also perform timing analysis through the use of TCL scripts.

Write a review

Your Name:


Your Review: Note: HTML is not translated!

Rating: Bad           Good

Enter the code in the box below:



Continue
QUARTUS II Timing Analysis
QUARTUS II Timing Analysis
960.00€
Add to Cart
Powered By OpenCart
GEB-Enterprise-Shop © 2024